Skip to content Skip to sidebar Skip to footer
Showing posts with the label Fpga
Python: Writing To Memory In A Single Operation

Python: Writing To Memory In A Single Operation

Post a Comment
I'm writing a userspace driver for accessing FPGA registers in Python 3.5 that mmaps the FPGA&#… Read more Python: Writing To Memory In A Single Operation
Evaluation Event Scheduling - Verilog Stratified Event Queue

Evaluation Event Scheduling - Verilog Stratified Event Queue

Post a Comment
I am trying to implement a simple event based Verilog simulator in Python, but I actually struggle … Read more Evaluation Event Scheduling - Verilog Stratified Event Queue